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Characterization and Modeling of the Voltage
Dependency of Capacitance and Impedance
Frequency Characteristics of Packed EDLCs
Tsusyoshi Funaki, Member, IEEE, and Takashi Hikihara, Member, IEEE
Abstract—Frequency characteristics and their dependence on
charge voltage for a packed electric double layer capacitor (EDLC),
which consists of a series of connected EDLC cells, are character-
ized and modeled based on small ac signal analysis. The results
indicate that rated capacitance of a packed EDLC is valid only
at frequencies lower than 0.01 Hz at the rated charge voltage but
the capacitance is lower for frequencies higher than 0.01 Hz and
for lower charge voltages. A conventional simple RC-equivalent
circuit, consisting of a capacitor and a resistance in series, is inade-
quate for expressing EDLC frequency characteristics; therefore, a
second-order RC equivalent circuit is used as a model for a packed
EDLC. The charge voltage dependency in the frequency character-
istics of packed EDLC is evaluated, based on this equivalent circuit.
The parameters of the equivalent circuit and their charge voltage
dependencies are evaluated from the results. The proposed packed
EDLC model is validated by charge and discharge operations
in an experimental circuit. The results show that the model can
accurately assess the charge stored in a packed EDLC.
Index Terms—Capacitive energy storage, frequency response,
modeling, voltage dependency.
I. INTRODUCTION
THE electric double-layer capacitor (EDLC, also known asa super capacitor) is being utilized in high-power, high-
voltage, and high-energy storage as an alternative to, or a com-
pensator for batteries [1]–[10]. Because the charge and discharge
operations in an EDLC are not accompanied by chemical reac-
tions, it affords quick response, high input and output currents, is
maintenance free, and has a longer operational life [11]–[13]. Al-
though the capacitance of an EDLC is higher than conventional
electrolytic capacitors, the rated voltage of a unit cell must be low
( 1.0 V for aqueous electrolytes and 3.0 V for organic elec-
trolytes) to prevent an electrolytic process at the electric double
layer. Therefore, capacitor cells must be connected in series and
used in a packed configuration to obtain sufficiently high output
voltage for practical circuit applications.
There have been several research investigations into the
energy-storage applications of EDLCs. Many studies have
treated a packed EDLC as a simple ideal capacitor or as a ca-
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pacitor with a resistor in series [3]–[8], [14]. However, these
simplified models cannot provide precise frequency charac-
teristics of EDLCs, which are important for evaluating their
dynamic behavior and for designing converter circuits connected
with an EDLC. Some studies used a higher-order RC equivalent
circuit model of an EDLC cell to obtain its precise frequency
characteristics [9], [15]. The voltage dependency of the differ-
ential capacitance of an EDLC cell, which is attributed to the
diffusion of electric double layer, is evaluated electrochemically
based on electrocapillary curves [16] and electrically based on
the impedance-frequency characteristics [17], [18]. One study
[19] implemented the voltage-dependency characteristics in an
EDLC cell model whose model parameters were identified from
its transient response. The voltage dependence of the capaci-
tance dominates the total stored charge in an EDLC, and thus,
affects energy storage and impedance-frequency characteristics
of EDLCs. All of these models [9], [15]–[19] have been based
on a single EDLC cell. The equivalent circuit model of an EDLC
cell becomes nonlinear, however, when the voltage-dependent
characteristic is introduced. That is, the model must be expressed
by a differential algebraic equation with variable coefficients.
When the model is linear, it is valid to model a packed EDLC by
multiplying the number of series-connected cells by the averaged
equivalent-circuit single-cell model. However, this is not appli-
cable when the EDLC cell and the model are nonlinear. To model
a packed EDLC, it is necessary to splice together discrete EDLC
cell models, connecting them in series. The completed packed
EDLC model becomes much more complicated as the number of
series-connected cells increases, and the model equation reaches
an impractically high order. A practical alternative is to collec-
tively characterize and model a packed-EDLC condition. This
method is especially suitable for studying EDLC because, the
model considers a packed EDLC in one casing to attain balanced
voltagedistributionamongcellswith itssophisticatedlayerstack.
There has been no research on characterizing and modeling of
frequency characteristics and voltage dependency of impedance
for a packed EDLC. Therefore, this paper characterizes and
models the capacitance charge-voltage dependency of a packed
EDLC, based on measured impedance frequency characteris-
tics. The proposed packed EDLC model is experimentally val-
idated with a large-signal dynamic response during charge and
discharge operations.
The paper is organized as follows: Section II describes the
EDLC studied in this paper; Section III presents the developed
characterization system; Section IV deals with the character-
ization and modeling of the EDLC; Section V evaluates the
0885-8993/$25.00 © 2008 IEEE
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Fig. 1. Studied EDLC (stacked-layer box type). (a) Structure. (b) Appearance.
developed voltage-dependency model based on experimental
transient-response results; and Section VI presents the con-
cluding remarks.
II. STRUCTURE OF STUDIED EDLC
Two EDLC structures are typically used for large energy
storage. One is the tube (cylindrical) type structure, which con-
sists of film electrodes spirally wound in a tube to increase their
area. The other structure has sequentially stacked electrode
layers that are packed in a box; this stacked structure results in
a larger electrode area. For the stacked electrode layers, there
are two methods of providing electrical connection. The most
common method is to connect the layers in parallel, such that
each layer has electrolytic ions with the same polarity on both
sides, forming a unipolar structure. This configuration provides
large capacitance, however, it has low rated voltage—the same
as that of a single cell. The EDLC described in this paper
consists of stacked layers connected in series, as shown in
Fig. 1(a). The rated terminal voltage increases in proportion
to the number of stacked layers of EDLC unit cells. In this
configuration, the capacitance is inversely proportional to the
number of stacked cells.
One unit cell of the EDLC consists of two activated-carbon
electrodes, a separator, and two collector electrodes. The two
activated-carbon electrodes are isolated by the separator to pre-
vent contact with each other. The neighboring collector elec-
trodes, which are connected back to back, are combined as one
electrode. The collector electrode adsorbs electrolytic ions with
opposite polarity to the front and back side, creating a bipolar
structure [20]. The EDLC consists of 44 unit cells. The posi-
tive and negative terminals at both ends of the stacked cells pro-
vide an interface to the electrical circuit. Consequently, a packed
multilayer stack EDLC provides high voltage ratings, just as if
discrete EDLC cells were connected in series.
The voltage sharing among the layers is nonuniform, because
of small differences in the capacitance and leakage currents
TABLE I
SPECIFICATIONS OF STUDIED EDLC
among the unit cells. This difficulty exists not only in the se-
ries-connected layer-stacked structure of the EDLC, but also in
discrete capacitors connected in series. In the studied EDLC,
each cell layer in one encapsulated stacked unit is highly uni-
form; thus, the variation in cell voltage among layers is reduced
to approximately 0.1 V at the rated charge voltage. Therefore,
the studied EDLC does not require a special voltage-distribu-
tion management system. The EDLC studied here, shown in
Fig. 1(b), is manufactured by the Meidensha Company; its spec-
ifications are given in Table I.
III. CHARACTERIZATION SYSTEM
The frequency characteristics of impedance are useful
for characterizing a capacitor. The capacitance of a single-cell
EDLC depends on the charge voltage. Therefore, capacitance of
a packed EDLC, consisting of a series-connected multiple-layer
stack, definitely depends on the charge voltage. Conventional
EDLC characterization apparatus, such as a frequency-response
analyzer (FRA) is unsuitable for studying the EDLC, because
they are limited to single-cell measurements, and cannot cope
with the high dc bias voltage of a packed EDLC. Therefore, this
study developed a characterization system for packed EDLC,
presented below.
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Fig. 2. Configuration of EDLC characterization system.
Fig. 2 shows the schematic diagram of the characterization
system. The system consists of a function generator (FG) and
bipolar amplifier for applying a measurement signal, a digital
storage oscilloscope (DSO), voltage and current probes for
signal detection, and a PC to perform integrated-system control
including numerical data processing of the recorded data. For
small ac signal analysis, the amplitude of the measurement ac
signal must be restricted. The rated voltage of the EDLC is
100 V; therefore, a 1 V peak-to-peak ac voltage serves as the
measurement signal. The FG generates a sinusoidal ac voltage
waveform at the measurement frequency. The EDLC has quite
low impedance, and the FG cannot supply enough current,
therefore, the bipolar amplifier is used to boost the signal. The
amplifier supplies current corresponding to the applied mea-
surement small ac voltage and maintains the dc charge voltage
in the EDLC. Because the measurement ac voltage superim-
posed on the dc charge voltage is small, the DSO has difficulty
detecting it with sufficient accuracy. A decoupling capacitor,
generally used to measure a high-frequency signal voltage
superimposed on the dc bias voltage, is not applicable for a
low frequency and large capacitance measurement. Therefore,
this system uses a differential amplifier to subtract the dc bias
voltage from the measured voltage signal making it possible
for the DSO to measure only the superimposed ac voltage com-
ponent. The sync output of the FG triggers the DSO through
its external trigger terminal to start the measurement. This is
done to synchronize the trigger timings of the respective mea-
surements and to measure the ac voltage with lock-in detection.
The measurement record length is chosen such that the number
of sinusoidal ac waveforms is an integer, to simplify numerical
processing and reduce errors. A voltage probe connected to ch1
measures the voltage between the terminals of the device under
test (DUT), and the charge voltage is obtained by averaging
this voltage. A differential voltage probe connected to ch2 of
the DSO subtracts the charge dc voltage from the detected
terminal voltage, and extracts only the measurement ac signal
component, superimposed on the dc voltage. A current probe
connected to ch3 detects the measurement signal current; using
a dc-current probe solves the problem of low frequency.
A PC controls the equipment, sweeping the measurement
frequency from 1 mHz to 1 MHz, and collects and processes
the data. The measurement sequence is implemented with the
program LabVIEW, as shown in the flowchart in Fig. 3. The
Fig. 3. Flow chart of characterization sequence.
amplitude and phase of the measured ac signal are calculated
by performing discrete Fourier transform (DFT) for the mea-
sured ac signal voltage and current, respectively. The complex
impedance of the DUT is then evaluated from the amplitude
ratio and the phase difference between voltage and current.
Then, the resistance and reactance of DUT are extracted. The
differential capacitance of the DUT is derived from the obtained
reactance and the angular frequency of the measurement signal.
The obtained values are stored as the frequency characteristics
of the EDLC at the respective charge-voltage conditions.
IV. CHARACTERIZATION AND MODELING OF PACKED EDLC
A. Measured Frequency Characteristics of Packed EDLC
The frequency characteristics of a packed EDLC are mea-
sured as the charge-voltage parameter is swept from 5 to 100 V.
Fig. 4 shows the measured frequency characteristics of the ca-
pacitance and resistance in the EDLC for three different charge
voltages (5, 50, and 100 V), at room temperature. The figure
indicates that the characteristics substantially change in the fre-
quency range from 0.01 to 10 Hz. Fig. 4(a) shows the frequency
characteristics of capacitance. The EDLC capacitances are rated
only for frequencies lower than 0.01 Hz with a charge voltage
of 100 V; i.e., from the viewpoint of differential capacitance, the
rated capacitance (2.2 F) is not obtained for frequencies higher
than 0.01 Hz or a charge voltage lower than 100 V. The result
also shows that the capacitance of the EDLC is highly depen-
dent on and proportional to the charge voltage. The capacitance
at low frequencies ( 0.01 Hz) becomes less than 60% of the
rated value at the uncharged condition. Therefore, it is easily un-
derstood that the stored energy in an EDLC cannot be expressed
simply as , which assumes constant capacitance. It also
shows that the capacitance becomes nearly zero at frequencies
Authorized licensed use limited to: Kyoto University. Downloaded on June 29, 2009 at 01:22 from IEEE Xplore.  Restrictions apply.
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Fig. 4. Measured frequency characteristics of EDLC with regard to the charged voltage parameters. (a) Capacitance. (b) Resistance.
higher than 100 Hz, which results from the limitation of ionic
motion in separating charges at the interface between the elec-
trode surface of the activated carbon and the electrolytic solu-
tion. However, no significant resonance phenomenon is found,
because the studied EDLC structure has less inductance at the
electrodes compared to the cylindrical-type capacitor, whose
electrodes are spirally wound in the tube.
Fig. 4(b) shows the frequency characteristics of resistance in
the EDLC. The resistance also changes with frequency—the
resistance decreases as the frequency increases, which is sim-
ilar to the capacitance behavior. However, the figure shows that
the resistance dependence on the charge voltage is insignificant.
The dispersion of resistance values among charge-voltage con-
ditions becomes large at extremely low frequencies, because,
the EDLC’s impedance becomes quite large at these frequen-
cies because of the 1 term, and the relative value of re-
sistance becomes quite small, and the processing error becomes
noticeable.
B. Modeling of Packed EDLC Characteristics
The charge-voltage dependency of the capacitance and its
frequency characteristics affect the dynamic behavior of the
EDLC’s charge and discharge operations. This subsection
discusses modeling the packed EDLC’s frequency character-
istics first, and then expands the model to express the voltage
dependency.
The dynamics in an electrical circuit are generally expressed
by differential algebraic equations based on an equivalent
circuit. The equivalent circuit is also used for representing the
frequency characteristics. The simplest first-order RC equiva-
lent circuit for an EDLC consists of a capacitor and a series-
connected resistance and exhibits constant capacitance and
resistance with varying frequency. Therefore, a first-order RC
equivalent circuit is insufficient for expressing the frequency
characteristics shown in Fig. 4, and higher-order RC equivalent
circuit is needed, and is shown in Fig. 5. This circuit, which
is adopted as the EDLC model for this paper, is equivalent
to the two-cell ladder model [9], [15], or the Debye polariza-
tion model [17]. The voltage-dependent characteristics of the
EDLC are then discussed, based on model parameters for the
respective charge voltages identified by this circuit.
Fig. 5. Equivalent circuit model of EDLC.
The impedance of the equivalent circuit shown in Fig. 5 is
given by
(1)
Here, is the angular frequency of the ac signal.
A conventional method for evaluating the parameters of the
model is the linear least mean square (LMS) method [21], which
expresses the equivalent circuit in transfer-function form, and
evaluates the coefficients of the transfer function. However, the
objective function for minimizing the error in the model has a
weighting factor for frequency that emphasizes high-frequency
components. Thus, the parameters evaluated using the linear
LMS method produce a small error in the high-frequency re-
gion, but a large error in the low-frequency region, indicated by
the dashed line in Fig. 6. The capacitance in the low-frequency
region is mainly responsible for the energy storage in an EDLC.
Thus, parameter evaluation using the linear LMS method is in-
adequate. Therefore, a nonlinear LMS method is adopted to
evaluate the parameters of the equivalent circuit.
An objective function for evaluating the parameters of the
equivalent circuit model, while minimizing error, is configured
with the resistance and capacitance, as given in
(2)
Here, is the number of samples,
and
is the error-evaluation index; and are the measured
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Fig. 6. Modeled frequency characteristics of EDLC for rated charged voltage (100 V) condition. (a) Capacitance. (b) Resistance.
Fig. 7. Bode plot of impedance to the measured and modeled results for EDLC. (a) Impedance. (b) Phase.
resistance andcapacitance, respectively. The capacitance
component of the equivalent circuit is derived from the
reactance in (1)
(3)
The influence of the frequency-weighting factor on the ob-
jective function is eliminated by adopting the error-evaluation
index shown above. The LMS condition for the objective func-
tion (2) becomes a nonlinear equation. Therefore, the steepest
descendent method is utilized for obtaining the LMS condition
by convergence calculation.
An example of identified results for a charge voltage of 100 V
is shown as a solid line in Fig. 6. The modeled-frequency char-
acteristics of capacitance are now accurately matched in the
low frequency region, except that the model underestimates the
capacitance at extremely low frequencies. The transition of ca-
pacitance and resistance from around 0.01 to 10 Hz is also ac-
curately modeled by this method. The modeled resistance at ex-
tremely low frequencies produces a large error, but there is some
uncertainty in the measured result, as shown in Fig. 4(b) and
discussed in the last subsection. Therefore, this error is not crit-
ical for the EDLC model. Fig. 7 shows the Bode plot of mea-
sured and modeled impedance for the charge voltages of 50
and 100 V. The modeled impedance characteristics shown in
Fig. 7(a) are consistent with the measured results. The relative
error in impedance, which is calculated from the capacitance
and resistance, becomes small because of frequency weighting
in reactance. The phase error becomes small at a frequency less
than 0.1 Hz, where the EDLC is distinctly capacitive. The phase
error fluctuation around 0.1–10 Hz is due to a crossover of the
modeled and measured results in capacitance and resistance in
Fig. 6. However, the error is not critical, because the impedance
of the EDLC in this frequency region is sufficiently small, as
shown in Fig. 7(a). Consequently, the second-order RC equiva-
lent circuit can model a vital portion of the packed EDLC fre-
quency characteristics.
Fig. 8 indicates the identified parameters of the equivalent
circuit as a function of the charge voltage. Both capacitance
components in the equivalent circuit, and , clearly demon-
strate charge-voltage dependency, as shown in Fig. 8(a) and
(b). They also show that the voltage dependency of is more
critical than , and that both can be approximated by a linear
function of the charge voltage. The value of at the rated
charge voltage becomes approximately half when uncharged;
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Fig. 8. Voltage dependency of the parameters in the EDLC equivalent circuit model. (a) C . (b) C . (c) R . (d) R .
this is more significant than the measured terminal capacitance.
On the other hand, resistances and , shown in Fig. 8(c)
and (d) have weak charge-voltage dependencies, compared to
the capacitances. The charge-voltage dependency of the equiv-
alent-circuit parameters are modeled with the first-order linear
algebraic formula. The formulas are given in (4), with the coef-
ficients evaluated with the linear LMS method
(4)
V. VALIDATION OF PACKED EDLC MODEL
IN DYNAMIC RESPONSE
The packed-EDLC model developed in the previous section
is based on small signal measurement. This section validates
the developed EDLC model by comparing the experimental and
simulated results of large-signal transient response in the charge
and discharge operations of the EDLC.
The procedure for implementing the voltage dependency of
the parameters is provided before discussing the EDLC tran-
sient response. The voltage dependency of the parameters in the
equivalent circuit given by (4) is based on the charge voltage ap-
pearing at the terminal along with a small measurement signal.
However, there is a voltage drop across the internal resistance
when a charge/discharge current flows. Therefore, the charge
voltage at the internal capacitance is different from the EDLC
terminal voltage. Hence, the parameters of the EDLC model,
i.e., internal capacitances and , are estimated from charge
voltages, and . Then the differential and algebraic equa-
tions for the equivalent circuit in Fig. 5 are given by (5). The
following circuit-simulation results are obtained by solving
(5)
The results obtained from proposed model are compared with
the results from the experiment and the results from the simple
first-order RC model, which consist of the fixed capacitance and
series resistance values given in Table I.
The result for EDLC charge operation is shown in Fig. 9.
Charge operation begins with constant current (1 A), and the
constant-voltage operation (50 V) supersedes when the EDLC
terminal voltage reaches 50 V. The terminal voltage begins to
rise at the instant charge current builds up, at 0 (s). The
measured terminal voltage builds up smoothly with a time con-
stant of several seconds, as shown in Fig. 9(c), and the pro-
posed model suitably simulates this response. The simple RC
model, however, shows a non-smooth change. The experimental
voltage waveform given in Fig. 9(a) shows the change in the gra-
dient of the slope resulting from the voltage dependency of the
capacitance. The proposed model also accurately simulates this
behavior, but the simple RC model provides voltage increments
with constant time rates, because of its fixed parameter values.
The area given by the time integration of current in Fig. 9(b) in-
dicates the charge stored in the EDLC. If the voltage dependency
of the capacitance is considered, the error of estimated stored
charge in the proposed model is less than that of the simple RC
model.
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Fig. 9. Transient response of EDLC for charge operation. (a) Voltage respones. (b) Current response. (c) Voltage response at the beginning of charge operation.
Fig. 10. Transient response of EDLC for discharge operation. (a) Voltage response. (b) Current response.
Fig. 10 shows the results for EDLC discharge operation.
The terminal voltage response given in Fig. 10(a) shows that
the proposed model accurately simulates the terminal voltage
response, taking the EDLC voltage-dependency characteristics
into account. The current response given in Fig. 10(b) also ade-
quately evaluates the ejected charge from the EDLC. However,
the simple RC model with fixed parameters cannot simulate
this characteristic.
The capacitance in the proposed model, evaluated by the non-
linear LMS method, underestimates the capacitance of the EDLC
in the low-frequency region, as shown in Fig. 6(a). Therefore, the
proposed model charges and discharges a little quicker than the
experimental results, as shown in Fig. 9(a) and 10(a). However,
the proposed model accurately evaluates the stored charge in
packed EDLC by taking the voltage-dependency characteris-
tics into account. Thus, this model is valuable in evaluating the
packed EDLC’s energy-storage performance.
VI. CONCLUSION
The voltage dependency of the capacitance and the fre-
quency characteristics of impedance for a packed EDLC were
characterized and modeled in this study. The packed EDLC
studied has large capacitance and high voltage ratings, making
conventional characterization systems unsuitable. Therefore,
a characterization system for measuring impedance voltage
dependency with high dc bias was developed. The results
indicate that the capacitance of the packed EDLC displays a
clear dependency on charge voltage, and the rated capacitance
can be obtained only for the rated charge-voltage condition.
The frequency characteristics also show that the rated ca-
pacitance is valid at frequencies lower than 0.01 Hz, and the
resistance and capacitance of packed EDLC substantially
change at frequencies between 0.01 to 10 Hz. These frequency
characteristics cannot be modeled using a conventional simple
RC equivalent circuit; however, a second-order RC equivalent
Authorized licensed use limited to: Kyoto University. Downloaded on June 29, 2009 at 01:22 from IEEE Xplore.  Restrictions apply.
FUNAKI AND HIKIHARA: CHARACTERIZATION AND MODELING 1525
circuit can model the packed EDLC, and the parameters were
evaluated with a nonlinear LMS method. The evaluated model
suitably approximates the frequency characteristics of packed
EDLC at the respective charge voltages. The charge-voltage
dependency characteristic of the packed EDLC was modeled
with the identified parameters of the equivalent circuit for the
respective charge voltages. The capacitance in the equivalent
circuit shows a clear dependence on the charge voltage; these
dependencies were modeled as a linear function of charge
voltage. The resistances showed a weak charge-voltage depen-
dency than the capacitance. The proposed voltage-dependent
packed EDLC model was evaluated based on small ac signal
analysis, then validated with large-signal transient response.
The proposed model can consider the variation in the capac-
itance during charge and discharge operations—something
not possible with a conventional RC equivalent circuit with
fixed-parameter values. Accordingly, the proposed model can
accurately evaluate the stored charge and energy in a packed
EDLC. An EDLC is used in a series-connected packed config-
uration for practical power-electronics applications; therefore,
the proposed characterization and modeling method is suitable
for modeling practical applications of the EDLC.
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